

SN5400, SN54LS00, SN54S00
SN7400, SN74LS00, SN74S00
QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SDL5025B – DECEMBER 1983 – REVISED OCTOBER 2003

description/ordering information (continued)

ORDERING INFORMATION			
T _A	PACKAGE†		TOP-SIDE MARKING
0°C to 70°C	PDIP – N	Tube	SN7400N
			SN74LS00N
			SN74S00N
	SOIC – D	Tube	SN7400D
		Tape and reel	SN7400DR
		Tube	SN74LS00D
		Tape and reel	SN74LS00DR
		Tube	SN74S00D
		Tape and reel	SN74S00DR
	SOP – NS	Tape and reel	SN7400NSR
			SN74LS00NSR
			SN74S00NSR
	SOP – PS	Tape and reel	SN74LS00PSR
			SN74S00PSR
–55°C to 125°C	CDIP – J	Tube	SN74LS00DBR
			SNJ5400J
			SNJ54LS00J
	CFP – W	Tube	SNJ54S00J
			SNJ5400W
			SNJ54LS00W
			SNJ54S00W
	LCCC – FK	Tube	SNJ54LS00FK
			SNJ54S00FK

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE
(each gate)

INPUTS		OUTPUT
A	B	Y
H	H	L
L	X	H
X	L	H

logic diagram, each gate (positive logic)




Figure B.2 SN7400 series data sheet – Page 2.

SN5400, SN54LS00, SN54S00
SN7400, SN74LS00, SN74S00
QUADRUPL 2-INPUT POSITIVE-NAND GATES
SDL5025B - DECEMBER 1983 - REVISED OCTOBER 2003


- Package Options Include Plastic Small-Outline (D, NS, PS), Shrink Small-Outline (DB), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs

- Also Available as Dual 2-Input Positive-NAND Gate in Small-Outline (PS) Package


SN5400 ... J PACKAGE
SN54LS00, SN54S00 ... J OR W PACKAGE
SN7400, SN74S00 ... D, N, OR NS PACKAGE
SN74LS00 ... D, DB, N, OR NS PACKAGE
(TOP VIEW)




SN74LS00, SN74S00 ... PS PACKAGE
(TOP VIEW)



SN5400 ... W PACKAGE
(TOP VIEW)



SN54LS00, SN54S00 ... FK PACKAGE
(TOP VIEW)



NC - No internal connection

description/ordering information

These devices contain four independent 2-input NAND gates. The devices perform the Boolean function $Y = A \bullet B$ or $Y = \bar{A} + \bar{B}$ in positive logic.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2003, Texas Instruments Incorporated. On products compliant to MIL-PRF-3855, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

Figure B.1 SN7400 series data sheet – Page 1.

SN5400, SN54LS00, SN54S00
SN7400, SN74LS00, SN74S00
QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SDLS025B - DECEMBER 1983 - REVISED OCTOBER 2003

schematic



Resistor values shown are nominal.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Figure B.3 SN7400 series data sheet – Page 3

SN5400, SN54LS00, SN54S00
SN7400, SN74LS00, SN74S00
QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SDLS025B – DECEMBER 1983 – REVISED OCTOBER 2003

recommended operating conditions (see Note 5)

		SN54S00			SN74S00			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
I _{OH}	High-level output current			−1			−1	mA
I _{OL}	Low-level output current			20			20	mA
T _A	Operating free-air temperature	−55		125	0		70	°C

NOTE 5: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54S00			SN74S00			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V _{IK}	V _{CC} = MIN, I _I = −18 mA			−1.2			−1.2	V
V _{OH}	V _{CC} = MIN, V _{IL} = 0.8 V, I _{OH} = −1 mA	2.5	3.4		2.7	3.4		V
V _{OL}	V _{CC} = MIN, V _{IH} = 2 V, I _{OL} = 20 mA			0.5			0.5	V
I _I	V _{CC} = MAX, V _I = 5.5 V			1			1	mA
I _{IH}	V _{CC} = MAX, V _I = 2.7 V			50			50	μA
I _{IL}	V _{CC} = MAX, V _I = 0.5V			−2			−2	mA
I _{OS} §	V _{CC} = MAX	−40		−100	−40		−100	mA
I _{COH}	V _{CC} = MAX, V _I = 0 V		10	16		10	16	mA
I _{CCL}	V _{CC} = MAX, V _I = 4.5 V		20	36		20	36	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V_{CC} = 5 V, T_A = 25°C.

§ Not more than one output should be shorted at a time.

switching characteristics, V_{CC} = 5 V, T_A = 25°C (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN54S00 SN74S00			UNIT
				MIN	TYP	MAX	
t _{PLH}	A or B	Y	R _L = 280 Ω, C _L = 15 pF		3	4.5	ns
t _{PHL}					3	5	
t _{PLH}	A or B	Y	R _L = 280 Ω, C _L = 50 pF		4.5		ns
t _{PHL}					5		



Figure B.6 SN7400 series data sheet – Page 6.

SN5400, SN54LS00, SN54S00
SN7400, SN74LS00, SN74S00
QUADRUPL 2-INPUT POSITIVE-NAND GATES
SDL5025B – DECEMBER 1983 – REVISED OCTOBER 2003

switching characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$ (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN5400 SN7400			UNIT
				MIN	TYP	MAX	
t_{PLH}	A or B	Y	$R_L = 400\ \Omega$ $C_L = 15\text{ pF}$		11	22	ns
t_{PHL}					7	15	

recommended operating conditions (see Note 4)

		SN54LS00			SN74LS00			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.7			0.8	V
I_{OH}	High-level output current			-0.4			-0.4	mA
I_{OL}	Low-level output current			4			8	mA
T_A	Operating free-air temperature	-55		125	0		70	$^\circ\text{C}$

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†		SN54LS00			SN74LS00			UNIT
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V_{IK}	$V_{CC} = \text{MIN}$, $I_I = -18\text{ mA}$				-1.5			-1.5	V
V_{OH}	$V_{CC} = \text{MIN}$, $V_{IL} = \text{MAX}$, $I_{OH} = -0.4\text{ mA}$		2.5	3.4		2.7	3.4		V
V_{OL}	$V_{CC} = \text{MIN}$, $V_{IH} = 2\text{ V}$, $I_{OL} = 4\text{ mA}$ $I_{OL} = 8\text{ mA}$			0.25	0.4		0.25	0.4	V
I_I	$V_{CC} = \text{MAX}$, $V_I = 7\text{ V}$				0.1			0.1	mA
I_{IH}	$V_{CC} = \text{MAX}$, $V_I = 2.7\text{ V}$				20			20	μA
I_{IL}	$V_{CC} = \text{MAX}$, $V_I = 0.4\text{ V}$				-0.4			-0.4	mA
$I_{OS}§$	$V_{CC} = \text{MAX}$		-20		-100	-20		-100	mA
I_{CCH}	$V_{CC} = \text{MAX}$, $V_I = 0\text{ V}$			0.8	1.6		0.8	1.6	mA
I_{CCL}	$V_{CC} = \text{MAX}$, $V_I = 4.5\text{ V}$			2.4	4.4		2.4	4.4	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

§ Not more than one output should be shorted at a time.

switching characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$ (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN54LS00 SN74LS00			UNIT
				MIN	TYP	MAX	
t_{PLH}	A or B	Y	$R_L = 2\text{ k}\Omega$ $C_L = 15\text{ pF}$		9	15	ns
t_{PHL}					10	15	



Figure B.5 SN7400 series data sheet – Page 5.

SN5400, SN54LS00, SN54S00
SN7400, SN74LS00, SN74S00
QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SDLS025B - DECEMBER 1983 - REVISED OCTOBER 2003

PARAMETER MEASUREMENT INFORMATION
SERIES 54/74 DEVICES



- NOTES: A. C_L includes probe and jig capacitance.
B. All diodes are 1N3064 or equivalent.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. S1 and S2 are closed for t_{PLH} , t_{PHL} , t_{PHZ} , and t_{PLZ} ; S1 is open and S2 is closed for t_{PZH} ; S1 is closed and S2 is open for t_{PZL} .
E. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1$ MHz, $Z_O = 50 \Omega$; t_r and $t_f \leq 7$ ns for Series 54/74 devices and t_r and $t_f \leq 2.5$ ns for Series 54S/74S devices.
F. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Figure B.7 SN7400 series data sheet – Page 7.